## Document Title

## 2M x 8 Bit NAND Flash Memory

## Revision History

| Revision No. | History | Draft Date | Remark |
| :---: | :--- | :--- | :--- |
| 0.0 | Data Sheet, 1997. | April 10th 1997 |  |

[^0]
## 2M x 8 Bit NAND Flash Memory

## FEATURES

- Single 5.0 - volt Supply
- Organization
- Memory Cell Array : $(2 \mathrm{M}+64 \mathrm{~K})$ bit $\times 8$ bit
- Data Register : $(256+8)$ bit x8bit
- Automatic Program and Erase
- Page Program : $(256+8)$ Byte
- Block Erase : (4K + 128)Byte
- Status Register
- 264-Byte Page Read Operation
- Random Access : $10 \mu \mathrm{~s}($ Max.)
- Serial Page Access : 80ns(Min.)
- Fast Write Cycle Time
- Program time : $250 \mu \mathrm{~s}$ (typ.)
- Block Erase time : 2ms (typ.)
- Command/Address/Data Multiplexed I/O port
- Hardware Data Protection
- Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
- Endurance : 1M Program/Erase Cycles
- Data Retention : 10 years
- Command Register Operation
- 44(40) - Lead TSOP Type II ( 400 mil / 0.8 mm pitch)
- Forward Type


## GENERAL DESCRIPTION

The KM29N16000A is a $2 \mathrm{M}(2,097,152) \times 8$ bit NAND Flash Memory with a spare $64 \mathrm{~K}(65,536) \times 8$ bit. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation programs the 264 -byte page in typically $250 \mu$ s and an erase operation can be performed in typically 2 ms on a 4 K -byte block.
Data in the page can be read out at 80 ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command inputs. The on-chip write controller automates all program and erase system functions, including pulse repetition, where required, and internal verify and margining of data. Even the write-intensive systems can take advantage of the KM29N16000A extended reliability of $1,000,000$ program/erase cycles by providing either ECC(Error Correction Code) or real time mapping-out algorithm. These algorithms have been implemented in many mass storage applications and also the spare 8bytes of a page combined with the other 256 bytes can be utilized by system-level ECC.
The KM29N16000A is an optimum solution for large nonvolatile storage application such as solid state storage, digital voice recorder, digital still camera and other portable applications requiring nonvolatility.

PIN DESCRIPTION

| Pin Name | Pin Function |
| :---: | :--- |
| I/Oo~//O7 | Data Inputs/Outputs |
| CLE | Command Latch Enable |
| ALE | Address Latch Enable |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{RE}}$ | Read Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{WP}}$ | Write Protect |
| GND | Ground Input |
| $\mathrm{R} / \overline{\mathrm{B}}$ | Ready/Busy output |
| Vcc | Power(+5.0V) |
| Vss | Ground |
| N.C | No Connection |

NOTE : Connect all Vcc and Vss pins of each device to power supply outputs. Do not leave Vcc or Vss disconnected.

Figure 1. FUNCTIONAL BLOCK DIAGRAM


Figure 2. ARRAY ORGANIZATION


|  | I/Oo | I/O1 | $\mathrm{I} / \mathrm{O} 2$ | I/O3 | I/O4 | I/O5 | I/O6 | I/O7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1st Cycle | A0 | A1 | A2 | А3 | A4 | A5 | A6 | A7 |
| 2nd Cycle | A8 | A9 | A10 | A11 | A12 | A13 | A14 | A15 |
| 3rd Cycle | A16 | A17 | A18 | A19 | A20 | *X | *X | *X |

NOTE : A12 to A 20 : Block Address

* $: ~ X ~ c a n ~ b e ~ V I L ~ o r ~ V I H . ~$


## PRODUCT INTRODUCTION

The KM29N16000A is a $16.5 \mathrm{Mbit}(17,301,504 \mathrm{bit})$ memory organized as 8192 rows by 264 columns. Spare eight columns are located from column address of 256 to 263. A 264-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of the 16 pa ges formed by one NAND structures, totaling 264 NAND structures of 16 cells. The array organization is shown in Figure 2. The progra $m$ and read operations are executed on a page basis, while the erase operation is executed on block basis. The memory array consist $s$ of 512 separately or grouped erasable 4 K -byte blocks. It indicates that the bit by bit erase operation is prohibited on the KM29N16000A.

The KM29N16000A has addresses multiplexed into 8 I/O 's. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written throug $h$ I/O's by bringing $\overline{\mathrm{WE}}$ to low while $\overline{\mathrm{CE}}$ is low. Data is latched on the rising edge of $\overline{\mathrm{WE}}$. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle except for Block Erase command which requires two cycles : a cycle for erase-setup and another for erase-execution after block address loading. The 2 M byte physical space requires 21 addresses, thereby requiring three cycles for byte-level addressing : co I umn address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following the required command input. In Block Erase operation, however, only the two row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the KM29N16000A.

Table 1. COMMAND SETS

| Function | 1st. Cycle | 2nd. Cycle | Acceptable Command during Busy |
| :--- | :---: | :---: | :---: |
| Sequential Data Input | 80 h | - |  |
| Read 1 | 00 h | - |  |
| Read 2 | 50 h | - |  |
| Read ID | 90 h | - | 0 |
| Reset | FFh | - | 0 |
| Page Program | 10 h | - | 0 |
| Block Erase | 60 h | D0h |  |
| Read Status | 70 h | - | 0 |

## PIN DESCRIPTION

## Command Latch Enable(CLE)

The CLE input controls the path activation for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the $\overline{\mathrm{WE}}$ signal.

## Address Latch Enable(ALE)

The ALE input controls the path activation for address and input data to the internal address/data register. Addresses are latched on the rising edge of $\overline{\mathrm{WE}}$ with ALE high, and input data is latched when ALE is low.

## Chip Enable ( $\overline{\mathrm{CE}}$ )

The $\overline{\mathrm{CE}}$ input is the device selection control. When $\overline{\mathrm{CE}}$ goes high during a read operation the device is returned to standby mode. However, when the device is in the busy state during program or erase, $\overline{\mathrm{CE}}$ high is ignored, and does not return the device to standby mode.

## Write Enable ( $\overline{\mathrm{WE}}$ )

The $\overline{\mathrm{WE}}$ input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the $\overline{\mathrm{WE}}$ pulse.

## Read Enable( $\overline{\mathrm{RE}})$

The $\overline{\mathrm{RE}}$ input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid t REA after the falling edge of $R E$ which also increments the internal column address counter by one.

## I/O Port : l/O0~I/O7

The I/O pins are used to input command, address and data, and to outputs data during read operations. The I/O pins float to high -z when the chip is deselected or the outputs are disabled.

## Write Protect( WP)

The $\overline{\mathrm{WP}}$ pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the $\overline{\mathrm{WP}}$ pin is active low.

## Ready/ $\overline{\operatorname{Busy}}(\mathrm{R} / \overline{\mathrm{B}})$

The $R / \bar{B}$ output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and return to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or outputs are disabled.

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Voltage on any pin relative to V ss | VIN | -0.6 to +7.0 | V |
| Temperature Under Bias | TBIAS | -10 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | TSTG | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Short Circuit Output Current | IOS | 5 | mA |

NOTE

1. Minimum DC voltage is -0.3 V on input/output pins. During transitions, this level may undershoot to -2.0 V for periods $<30 \mathrm{~ns}$.

Maximum DC voltage on input/output pins is $\mathrm{VccQ}+0.3 \mathrm{~V}$ which, during transitions, may overshoot to $\mathrm{Vcc}+2.0 \mathrm{~V}$ for periods $<20 \mathrm{~ns}$.
2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to GND, $\mathrm{TA}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Min | Typ. | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | Vcc | 4.5 | 5.0 | 5.5 | V |
| Supply Voltage | Vss | 0 | 0 | 0 | V |

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

| Parameter |  | Symbol | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Current | Sequential Read | Icc1 | tcycle=80ns | $\overline{\mathrm{CE}}=\mathrm{VIL}$, lout $=0 \mathrm{~mA}$ | - | 15 | 30 | mA |
|  | Command, Address Input | Ісс3 | tcycle=80ns |  | - | 15 | 30 | mA |
|  | Data Input | Icc4 |  | - | - | 15 | 30 | mA |
|  | Program | Icc6 |  | - | - | 15 | 30 | mA |
|  | Erase | Icc7 |  | - | - | 25 | 40 | mA |
| Stand-by Current(TTL) |  | IsB1 | $\overline{\mathrm{CE}}=\mathrm{V}$ Ін, $\overline{\mathrm{WP}}=0 \mathrm{~V} / \mathrm{Vcc}$ |  | - | - | 1 | mA |
| Stand-by Current(CMOS) |  | IsB2 | $\overline{\mathrm{CE}}=\mathrm{Vcc}-0.2, \overline{\mathrm{WP}}=0 \mathrm{~V} / \mathrm{Vcc}$ |  | - | 10 | 100 | $\mu \mathrm{A}$ |
| Input Leakage Current |  | ILI | $\mathrm{V} \mathrm{IN}=0$ to 5.5 V |  | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Output Leakage Current |  | ILO | Vout $=0$ to 5.5 V |  | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Input High Voltage, All inputs |  | VIH |  | - | 2.0 | - | Vcc+0.5 | V |
| Input Low Voltage, All inputs |  | VIL |  | - | -0.3 | - | 0.8 | V |
| Output High Voltage Level |  | Vor | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ |  | 2.4 | - | - | V |
| Output Low Voltage Level |  | VoL | loL=2.1mA |  | - | - | 0.4 | V |
| Output Low Current(R/醇 |  | $\mathrm{loL}(\mathrm{R} / \overline{\mathrm{B}})$ | VoL=0.4V |  | 8 | 10 | - | mA |

AC TEST CONDITION $\left(T A=0\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted.)

| Parameter | Value |
| :--- | :---: |
| Input Pulse Levels | 0.4 V to 2.6V |
| Input Rise and Fall Times | 5 ns |
| Input and Output Timing Levels | 0.8 V and 2.0V |
| Output Load | 1 TTL GATE and CL=100pF |

CAPACITANCE ( $\mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{VcC}=5 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Item | Symbol | Test Condition | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input/Output Capacitance | $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | - | 10 | pF |
| Input Capacitance | $\mathrm{CIN}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{IN}=0 \mathrm{~V}}$ | - | 10 | pF |

NOTE : Capacitance is periodically sampled and not $100 \%$ tested.

MODE SELECTION

| CLE | ALE | CE | WE | RE | WP | Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | L | L | $\checkmark$ | H | X | Read Mode | Command Input |
| L | H | L | $\square$ | H | X |  | Address Input(3clock) |
| H | L | L | $\checkmark$ | H | H | Write Mode | Command Input |
| L | H | L | $\checkmark$ | H | H |  | Address Input(3clock) |
| L | L | L | $\checkmark$ - | H | H | Data Input |  |
| L | L | L | H | $\checkmark$ | X | Sequential Read \& Data Output |  |
| L | L | L | H | H | X | During Read(Busy) |  |
| X | X | X | X | X | H | During Program(Busy) |  |
| X | X | X | X | X | H | During Erase(Busy) |  |
| X | $\mathrm{X}^{(1)}$ | X | X | X | L | Write Protect |  |
| X | X | H | X | X | 0V/Vcc ${ }^{(2)}$ | Stand-by |  |

NOTE : 1. X can be VIL or VIH
2. $\overline{\mathrm{WP}}$ should be biased to CMOS high or CMOS low for standby.

## Program/Erase Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Program Time | tPROG | - | 0.25 | 1.5 | ms |
| Number of Partial Program Cycles in the Same Page | Nop | - | - | 10 | cycles |
| Block Erase Time | tBERS | - | 2 | 10 | ms |

## AC Timing Characteristics for Command / Address / Data Input

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CLE Set-up Time | tCLS | 20 | - | ns |
| CLE Hold Time | tCLH | 40 | - | ns |
| $\overline{\mathrm{CE}}$ Setup Time | tcs | 20 | - | ns |
| $\overline{\mathrm{CE}}$ Hold Time | tch | 40 | - | ns |
| $\overline{\text { WE Pulse Width }}$ | twp | 40 | - | ns |
| ALE Setup Time | tals | 20 | - | ns |
| ALE Hold Time | talh | 40 | - | ns |
| Data Setup Time | tDS | 30 | - | ns |
| Data Hold Time | tDH | 20 | - | ns |
| Write Cycle Time | twc | 80 | - | ns |
| $\overline{\text { WE }}$ High Hold Time | twh | 20 | - | ns |

## AC Characteristics for Operation

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Data Transfer from Cell to Register | tR | - | 10 | $\mu \mathrm{s}$ |
| ALE to $\overline{\mathrm{RE}}$ Delay | taR | 150 | - | ns |
| ALE to $\overline{\mathrm{RE}}$ Delay(read ID) | taR1 | 200 | - | ns |
| $\overline{\mathrm{CE}}$ to $\overline{\mathrm{RE}}$ Delay( ID read) | tcr | 200 | - | ns |
| Ready to $\overline{\mathrm{RE}}$ Low | tRR | 20 | - | ns |
| $\overline{\text { WE High to Busy }}$ | twB | - | 200 | ns |
| Read Cycle Time | trc | 80 | - | ns |
| $\overline{\mathrm{RE}}$ Access Time | trea | - | 45 | ns |
| $\overline{\mathrm{RE}}$ High to Output Hi-Z | trHz | 5 | 20 | ns |
| $\overline{\mathrm{CE}}$ High to Output Hi-Z | tchz | - | 30 | ns |
| $\overline{\mathrm{RE}}$ High Hold Time | tren | 20 | - | ns |
| Output Hi-Z to $\overline{\mathrm{RE}}$ Low | tIR | 0 | - | ns |
| Last RE High to Busy(at sequential read) | tRB | - | 200 | ns |
| $\overline{\mathrm{CE}}$ High to Ready(in case of interception by $\overline{\mathrm{CE}}$ at read) ${ }^{(1)}$ | tCRY | - | $100+\operatorname{tr}(\mathrm{R} / \overline{\mathrm{B}})^{(2)}$ | ns |
| $\overline{\mathrm{CE}}$ High Hold Time(at the last serial read) ${ }^{(3)}$ | tcen | 250 | - | ns |
| $\overline{\mathrm{RE}}$ Low to Status Output | tRsto | - | 45 | ns |
| $\overline{\mathrm{CE}}$ Low to Status Output | tcsto | - | 55 | ns |
| $\overline{\mathrm{RE}}$ High to $\overline{\mathrm{WE}}$ Low | trHw | 0 | - | ns |
| $\overline{\mathrm{WE}}$ High to $\overline{\mathrm{RE}}$ Low | twhr | 50 | - | ns |
| Device Resetting Time (Read/Program/Erase) | tRST | - | 5/10/500 | $\mu \mathrm{s}$ |

NOTE : 1. If $\overline{\mathrm{CE}}$ goes high within 30ns after the rising edge of the last $\overline{\mathrm{RE}}, \mathrm{R} / \overline{\mathrm{B}}$ will not return to VoL.
2. The time to Ready depends on the value of the pull-up resistor tied $R / \bar{B}$ pin.
3. To break the sequential read cycle, CE must be held high for longer than tcEн

* Command Latch Cycle

* Address Latch Cycle

* Input Data Latch Cycle

* Sequential Out Cycle after Read (CLE=L, $\overline{\mathrm{WE}}=\mathrm{H}, \mathrm{ALE}=\mathrm{L})$


NOTES : Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with load.
This parameter is sampled and not $100 \%$ tested.

* Status Read Cycle


READ1 OPERATION (READ ONE PAGE)


READ1 OPERATION (INTERCEPTED BY $\overline{\mathrm{CE}})$


READ2 OPERATION (READ ONE PAGE)


## SEQUENTIAL ROW READ OPERATION



PAGE PROGRAM OPERATION


BLOCK ERASE OPERATION (ERASE ONE BLOCK)


MANUFACTURE \& DEVICE ID READ OPERATION


## DEVICE OPERATION

## PAGE READ

Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00 H to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read o peration. Three types of operations are available : random read, sequential page read and sequential row read.
The random read mode is enabled when the page address is changed. The 264 bytes of data within the selected page are transferred to the data registers in less than $10 \mu \mathrm{~s}(\mathrm{tR})$. The CPU can detect the completion of this data transfer(t R) by analyzing the output of $R / \bar{B}$ pin. Once the data in a page is loaded into the registers, they may be read out in 80 ns cycle time by sequentially pulsing $\overline{R E}$ with $\overline{\mathrm{CE}}$ staying low. High to low transitions of the $\overline{\mathrm{RE}}$ clock output the data starting from the selected column address up to the last column address(column 264).
After the data of last column address is clocked out, the next page is automatically selected for sequential read.
Waiting $10 \mu$ s again allows for reading of the page. The sequential row read operation is terminated by bringing $\overline{\mathrm{CE}}$ to high. The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of bytes 256 t 0 263 may be selectively accessed by writing the Read2 command. Addresses A 0 to A2 set the starting address of the spare area while addresses $A 3$ to $A 7$ are ignored. Unless the operation is aborted, the page address is automatically incremented for sequential row read as in Read1 operation and spare eight bytes of each page may be sequentially read. The Read1 command(00H) is needed to move the pointer back to the main area. Figures 3 thru 6 show typical sequence and timings for each read operation.

Figure 3. Read1 Operation


Figure 4. Read2 Operation


Figure 5. Sequential Row Read1 Operation


Figure 6. Sequential Row Read2 Operation


## PAGE PROGRAM

The device is programmed basically on a page basis. But it also allows multiple partial page programming of a byte or consecutiv e bytes up to 264 may be programmed in a single page program cycle. The number of partial page programming operation in the same page without an intervening erase operation must not exceed ten. The addressing may be done in random order in a block. A page program cycle consist of a serial data loading period in which up to 264 bytes of data must be loaded into the device, and nonvo latile programming period in which the loaded data is programmed into the appropriate cell.
The sequential data loading period begins by inputting the Serial Data Input command $(80 \mathrm{H})$, followed by the three cycle address input and then serial data loading. The bytes other than those to be programmed do not need to be loaded.
In order to program the bytes in the spare columns of 256 to 263 , the pointer should be set to the spare area by writing the Rea d 2 command $(50 \mathrm{H})$ to the command register. The pointer remains in the spare area unless the Read 1 command $(00 \mathrm{H})$ is entered to retum to the main area. The Page Program confirm command $(10 \mathrm{H})$ initiates the programming process. Writing 10 H alone without perviously entering the serial data will not initiate the programming process. The internal write controller automatically execu tes the algorithms and timings necessary for program and verify, thereby freeing the CPU for other tasks. Once the program process start s, the Status Register may be read $\overline{\mathrm{RE}}$ and $\overline{\mathrm{CE}}$ low after the Read Status command $(70 \mathrm{H})$ is written to it. The CPU can detect the completion of program cycle by monitoring the $\mathrm{R} / \overline{\mathrm{B}}$ output, or the Status bit $\left(/ / \mathrm{O}_{6}\right)$ of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O o) may be checked(Figure 7). The internal write verify detects only errors for " 1 "s that are not successfully programmed to " 0 "s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 7. Program \& Read Status Operation


## BLOCK ERASE

The Erase operation is done on a block( 4 K Byte) basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command $(60 \mathrm{H})$. Only address A 12 to A 20 is valid while $\mathrm{A}_{8}$ to $\mathrm{A}_{11}$ is ignored. The Erase Confirm command(DOH) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.
At the rising edge of $\overline{W E}$ after the erase confirm command input, the internal write controller handles erase, erase-verify and pulse repetition where required. When the erase operation is complete, the Write Status Bit $\left(1 / \mathrm{O}_{0}\right.$ ) may be checked. Figure 8 details the sequence.

Figure 8. Block Erase Operation
$R / \bar{B}$


I/O $0 \sim 7$


## READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is complete, and whether the program or erase operation is completed successfully. After writing 70 H command to the command register, a read cycle output s the contents of the Status Register to the I/O pins on the falling edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{RE}}$, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when $\mathrm{R} / \overline{\mathrm{B}}$ pins are common-wired. $\overline{\mathrm{RE}}$ or $\overline{\mathrm{CE}}$ does not need to be toggled for updated status. Refer to table 2 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random $r$ ead cycle, a read command $(00 \mathrm{H}$ or 50 H$)$ should be given before sequential page read cycle.

Table2. Status Register Definition

| SR | Status | Definition |
| :---: | :---: | :---: |
| I/Oo | Program / Erase | "0" : Successful Program / Erase |
|  |  | "1" : Error in Program / Erase |
| I/O1 | Reserved for Future Use | "0" |
| 1/O2 |  | "0" |
| I/O3 |  | "0" |
| I/O4 |  | "0" |
| I/O5 |  | "0" |
| I/O6 | Device Operation | "0" : Busy "1": Ready |
| 1/O7 | Write Protect | "0" : Protected "1" : Not Protected |

## READ ID

The device contains a product identification mode, initiated by writing 90 H to the command register, followed by an address inpu $t$ of 00 H . Two read cycles sequentially output the manufacture code $(\mathrm{ECH})$, and the device code (Note*) respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 9 shows the operation sequence.

Figure 9. Read ID Operation
KM29W16000 : EAH


## RESET

The device offers a reset feature, executed by writing FFH to the command register. When the device is in Busy state during rand om read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value COH when WP is high. Refer to table 3 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The R/B pin transitions to low for tRST after the Reset command is written. Reset command is not necessary for normal operation. Refer to Figure 10 below.

Figure 10. RESET Operation
$R / \bar{B}$


I/O 0 ~


Table3. Device Status

|  | After Power-up | After Reset |
| :---: | :---: | :---: |
| Operation Mode | Read 1 | Waiting for next command |

## READY/BUSY

The device has a $R / \bar{B}$ output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The $R / \bar{B}$ pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operatio n. The pin is an open-drain driver thereby allowing two or more $\mathrm{R} / \overline{\mathrm{B}}$ outputs to be Or-tied. An appropriate pull-up resister is required for proper operation and the value may be calculated by the following equation.


$$
\operatorname{Rp}=\frac{\operatorname{Vcc}(\text { Max. })-\mathrm{VoL}(\text { Max. })}{\mathrm{IoL}+\Sigma \mathrm{lL}}=\frac{\text { Note }^{*}}{8 \mathrm{~mA}+\Sigma \mathrm{lL}}
$$

where IL is the sum of the input currents of all devices tied to the $\mathrm{R} / \overline{\mathrm{B}}$ pin.
*Note: KM29V16000A : 3.2V
KM29N16000A : 5.1V
KM29W16000A : 5.1V When Vcc=3.6V~5.5V
3.2V When $\mathrm{Vcc}=2.7 \mathrm{~V} \sim 3.6 \mathrm{~V}$

## DATA PROTECTION

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage dete ctor disables all functions whenever Vcc is below about 2 V . $\overline{\mathrm{WP}}$ pin provides hardware protection and is recommended to be kept at V IL during power-up and power-down as shown in Figure 11. The two step command sequence for program/erase provides additional software protection.

Figure 11. AC Waveforms for Power Transition


## PACKAGE DIMENSIONS

44(40) LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II)



[^0]:    The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you ha ve any questions, please contact the SAMSUNG branch office near you.

